



MOTOROLA

MC14017B

T-45-23.21

DECADE COUNTER

The MC14017B is a five-stage Johnson decade counter with built-in code converter. High speed operation and spike-free outputs are obtained by use of a Johnson decade counter design. The ten decoded outputs are normally low, and go high only at their appropriate decimal time period. The output changes occur on the positive-going edge of the clock pulse. This part can be used in frequency division applications as well as decade counter or decimal decode display applications.

- Fully Static Operation
- DC Clock Input Circuit Allows Slow Rise Times
- Carry Out Output for Cascading
- Divide-by-N Counting
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4017B
- Triple Diode Protection on All Inputs



MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

| Symbol | Parameter | Value | Unit |
|------------------------------------|--|-------------------------------|------|
| V _{DD} | DC Supply Voltage | -0.5 to +18.0 | V |
| V _{in} , V _{out} | Input or Output Voltage (DC or Transient) | -0.5 to V _{DD} - 0.5 | V |
| I _{in} , I _{out} | Input or Output Current (DC or Transient), per Pin | ±10 | mA |
| P _D | Power Dissipation, per Package† | 500 | mW |
| T _{stg} | Storage Temperature | -85 to +150 | °C |
| T _l | Lead Temperature (8-Second Soldering) | 260 | °C |

*Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P" and D/DW" Packages: -7.0 mW/°C From 85°C To 125°C
Ceramic "L" Packages: -12 mW/°C From 100°C To 125°C

LOGIC DIAGRAM



L SUFFIX
CERAMIC
CASE 620



P SUFFIX
PLASTIC
CASE 648



D SUFFIX
SOIC
CASE 751B

ORDERING INFORMATION

MC140XXBCP Plastic
MC140XXBCL Ceramic
MC140XXBD SOIC


T_A = -55° to 125°C for all packages.

FUNCTIONAL TRUTH TABLE (Positive Logic)

| CLOCK | CLOCK ENABLE | RESET | DECODE OUTPUT - n |
|-------|-----------------|-------|----------------------|
| 0 | X | 0 | n |
| X | 1 | 0 | n |
| X | X | 1 | Q0 |
| X | 0 | 0 | n+1 |
| X | X | 0 | n |
| 1 | X | 0 | n+1 |
| 1 | X | 0 | n+1 |

X = Don't Care, if n < 8 Carry = "1", Q12 = "1"

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

| Characteristic | Symbol | VDD Vdc | -55°C | | 25°C | | | 125°C | | Unit |
|--|---------------------------|-----------------|---|------|-------|----------|------|-------|------|------------------|
| | | | Min | Max | Min | Typ # | Max | Min | Max | |
| Output Voltage $V_{in} = V_{DD}$ or 0 | "0" Level V_{OL} | 5.0 | — | 0.05 | — | 0 | 0.05 | — | 0.05 | Vdc |
| | | 10 | — | 0.05 | — | 0 | 0.05 | — | 0.05 | |
| | | 15 | — | 0.05 | — | 0 | 0.05 | — | 0.05 | |
| | "1" Level V_{OH} | 5.0 | 4.95 | — | 4.95 | 5.0 | — | 4.95 | — | Vdc |
| | | 10 | 9.95 | — | 9.95 | 10 | — | 9.95 | — | |
| | | 15 | 14.95 | — | 14.95 | 15 | — | 14.95 | — | |
| Input Voltage (VO = 4.5 or 0.5 Vdc) (VO = 9.0 or 1.0 Vdc) (VO = 13.5 or 1.5 Vdc) | "0" Level V_{IL} | 5.0 | — | 1.5 | — | 2.25 | 1.5 | — | 1.5 | Vdc |
| | | 10 | — | 3.0 | — | 4.50 | 3.0 | — | 3.0 | |
| | | 15 | — | 4.0 | — | 6.75 | 4.0 | — | 4.0 | |
| | "1" Level V_{IH} | 5.0 | 3.5 | — | 3.5 | 2.75 | — | 3.5 | — | Vdc |
| | | 10 | 7.0 | — | 7.0 | 5.50 | — | 7.0 | — | |
| | | 15 | 11 | — | 11 | 8.25 | — | 11 | — | |
| Output Drive Current (VOH = 2.5 Vdc) (VOH = 4.8 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc) (VOL = 0.4 Vdc) (VOL = 0.5 Vdc) (VOL = 1.5 Vdc) | Source I_{OH} | 5.0 | -3.0 | — | -2.4 | -4.2 | — | -1.7 | — | mAdc |
| | | 5.0 | -0.64 | — | -0.51 | -0.88 | — | -0.36 | — | |
| | | 10 | -1.6 | — | -1.3 | -2.25 | — | -0.9 | — | |
| | | 15 | -4.2 | — | -3.4 | -8.8 | — | -2.4 | — | |
| | Sink I_{OL} | 5.0 | 0.64 | — | 0.51 | 0.88 | — | 0.36 | — | mAdc |
| | | 10 | 1.6 | — | 1.3 | 2.25 | — | 0.9 | — | |
| | | 15 | 4.2 | — | 3.4 | 8.8 | — | 2.4 | — | |
| Input Current | I_{in} | 15 | — | ±0.1 | — | ±0.00001 | ±0.1 | — | ±1.0 | μA _{dc} |
| Input Capacitance ($V_{in} = 0$) | C_{in} | — | — | — | — | 5.0 | 7.5 | — | — | pF |
| Quiescent Current (Per Package) | I_{DD} | 5.0 | — | 5.0 | — | 0.005 | 5.0 | — | 160 | μA _{dc} |
| | | 10 | — | 10 | — | 0.010 | 10 | — | 300 | |
| | | 15 | — | 20 | — | 0.016 | 20 | — | 600 | |
| Total Supply Current**† (Dynamic plus Quiescent, Per Package) (CL = 50 pF on all outputs, all buffers switching) | I_T | 5.0 10 15 | $I_T = (0.27 \mu A/kHz) f + I_{DD}$ $I_T = (0.35 \mu A/kHz) f + I_{DD}$ $I_T = (0.63 \mu A/kHz) f + I_{DD}$ | | | | | | | μA _{dc} |

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


**The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V/k$$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and $k = 0.0011$.

PIN ASSIGNMENT



This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper op-

eration, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.



Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

SWITCHING CHARACTERISTICS* $IC_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$

| Characteristic | Symbol | VDD Vdc | Min | Typ # | Max | Unit |
|--|--------------------|-----------------|-------------------|-------------------|--------------------|------|
| Output Rise and Fall Time $t_{TLH}, t_{THL} = (1.6 \text{ ns/pF}) C_L + 26 \text{ ns}$ $t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$ | t_{TLH}, t_{THL} | 5.0 10 15 | — — — | 100 50 40 | 200 100 80 | ns |
| Propagation Delay Time Reset to Decode Output $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 415 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.86 \text{ ns/pF}) C_L + 197 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$ | t_{PLH}, t_{PHL} | 5.0 10 15 | — — — | 500 230 175 | 1000 460 350 | ns |
| Propagation Delay Time Clock to Cout $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 142 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 100 \text{ ns}$ | t_{PLH}, t_{PHL} | 5.0 10 15 | — — — | 400 175 125 | 800 350 250 | ns |
| Propagation Delay Time Clock to Decode Output $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 415 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.86 \text{ ns/pF}) C_L + 197 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$ | t_{PLH}, t_{PHL} | 5.0 10 15 | — — — | 500 230 175 | 1000 460 350 | ns |
| Turn Off Delay Time Reset to Cout $t_{PLH} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$ $t_{PLH} = (0.66 \text{ ns/pF}) C_L + 142 \text{ ns}$ $t_{PLH} = (0.5 \text{ ns/pF}) C_L + 100 \text{ ns}$ | t_{PLH} | 5.0 10 15 | — — — | 400 175 125 | 800 350 250 | ns |
| Clock Pulse Width | $t_{w(H)}$ | 5.0 10 15 | 250 100 75 | 125 50 35 | — — — | ns |
| Clock Frequency | f_{cl} | 5.0 10 15 | — — — | 5.0 12 16 | 2.0 5.0 6.7 | MHz |
| Reset Pulse Width | $t_{w(H)}$ | 5.0 10 15 | 500 250 180 | 250 125 95 | — — — | ns |
| Reset Removal Time | t_{rem} | 5.0 10 15 | 750 275 210 | 375 135 105 | — — — | ns |
| Clock Input Rise and Fall Time | t_{TLH}, t_{THL} | 5.0 10 15 | No Limit | | | — |
| Clock Enable Setup Time | t_{su} | 5.0 10 15 | 350 150 115 | 175 75 52 | — — — | ns |
| Clock Enable Removal Time | t_{rem} | 5.0 10 15 | 420 200 140 | 260 100 70 | — — — | ns |

*The formulae given are for the typical characteristics only at 25°C .

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



APPLICATIONS INFORMATION

Figure 3 shows a technique for extending the number of decoded output states for the MC14017B. Decoded outputs are sequential within each stage and from stage to stage, with no dead time (except propagation delay).

